Experience Embedded

Professional Training, Consulting and Project Support

Armv8-R Workshop: 32-Bit Cortex® Microcontroller Core for Real-Time Applications in Automobiles, the Industry and Embedded Systems - Live Online Training

  • Content
     
  • Objectives
     
  • Participants
     
  • Requirements
     

You know the architecture, features and advantages of the Armv8-R (real-time) core architecture.

You learn how to choose and make efficient use of the right microcontrollers with the respective cores.

You can write software in C and Assembler and utilize safety and security mechanisms - the perfect start for designing Cortex® v8-R based systems.

YOUR BENEFIT:

Efficient and compact jump-start into the overall topic

Practical tips on multicore, safety and security

Exercises on USB stick or as download

Extensive training documentation helps you apply and reproduce what you learned.

Hardware and software architects, hardware and software developers, test engineers

ANSI-C knowledge; experience in microcontroller/microprocessor system programming and architecture

Overview Arm®v8 Real Time Profile

Cortex® R52 Processor Architecture

Instruction Sets

Synchronization and Barriers

  • Exclusive monitors

Writing C for Arm

Exceptions and Handling

  • Exception levels
  • Interrupts and aborts
  • Interrupt controller architectures
  • Routing and trapping
  • Nesting and returning

Timer

  • Generic timer
  • Performance monitor unit

Internal Connectivity and Memory

  • Bus interfaces
  • Tightly coupled memory and caches
  • Performance aspects

Memory Protection Unit

  • Purpose and use cases
  • Regions and attributes

Safety Aspects

  • Register protection
  • Indirect memory access
  • Dual core lockstep
  • ECC
  • Error reporting

Debug and Tracing

Virtualization

  • Use cases
  • Hypervisor
  • Temporal and spatial separation
  • Identification
  • Asynchronous stimuli

Exercises


CONTACT

Melanie Menzl
Phone +49 (0)89 450617-71


BONUS SCHEDULE

The training price includes:
Training documentation, your training certificate and target HW etc. where required.


ALL INCLUSIVE!

Related trainings

Cortex®-A5, A7, A8, A9, A15, A17: Arm® Cortex-A Architecture Training - Face-to-Face Training
Training code: E-CORAX

Cortex®-M7, M4, M3, M0+, M0: Arm® Cortex-M Architecture Training - Face-to-Face Training
Training code: E-CORMX

Cortex®-R4, R5, R7, R8: Arm® Cortex-R Architecture Training - Face-to-Face Training
Training code: E-CORRX

STM32: Technical Training - Face-to-Face Training
Training code: E-STM32

Arm7/ Arm9/ Arm10/ Arm11™: Architecture and Embedded Programming - Face-to-Face Training
Training code: E-ARM-7/9

Embedded C Training: Programming Methods and Tools for Embedded Applications - Face-to-Face Training
Training code: E-EMB-C

Embedded C++: Object-Oriented Programming for Microcontrollers with C++/EC++ and UML - Face-to-Face Training
Training code: E-EC++

Software Architectures for Embedded Systems and Real-Time Systems - Face-to-Face Training
Training code: E-EMB-AR

RTOS Basics and Application: RTOS Mechanisms and their Application in Runtime Architectures for Embedded and Real-Time Systems - Face-to-Face Training
Training code: E-RTOS-AR

Coaching: Arm®/CORTEX®
Training code: C-ARM-COR


Related trainings

Live-Online-Training

Duration
4 days
Training code: LE-ARMV8R
* Price per attendee, in Euro plus VAT

> Registration form download (PDF)
> Training details as PDF

Face-To-Face - English

Duration
4 days  

Live Online - German

Duration
4 days  

Face-To-Face - German

Date Duration
02.07. – 05.07.2024 4 days  
17.12. – 20.12.2024 4 days  

Armv8-R Workshop: 32-Bit Cortex® Microcontroller Core for Real-Time Applications in Automobiles, the Industry and Embedded Systems - Live Online Training

Content

Overview Arm®v8 Real Time Profile

Cortex® R52 Processor Architecture

Instruction Sets

Synchronization and Barriers

  • Exclusive monitors

Writing C for Arm

Exceptions and Handling

  • Exception levels
  • Interrupts and aborts
  • Interrupt controller architectures
  • Routing and trapping
  • Nesting and returning

Timer

  • Generic timer
  • Performance monitor unit

Internal Connectivity and Memory

  • Bus interfaces
  • Tightly coupled memory and caches
  • Performance aspects

Memory Protection Unit

  • Purpose and use cases
  • Regions and attributes

Safety Aspects

  • Register protection
  • Indirect memory access
  • Dual core lockstep
  • ECC
  • Error reporting

Debug and Tracing

Virtualization

  • Use cases
  • Hypervisor
  • Temporal and spatial separation
  • Identification
  • Asynchronous stimuli

Exercises