As of 01 September 2024, the business operations of MicroConsult Microelectronics Consulting & Training GmbH are transferred to MicroConsult Academy GmbH. The latter will continue business to the full extent, with the proven staff and the usual high quality. Please feel free to contact us in case of questions: contact@microconsult.com.

Experience Embedded

Professional Training, Consulting and Project Support

Arm7/ Arm9/ Arm10/ Arm11™: Architecture and Embedded Programming - Face-to-Face Training

  • Content
     
  • Objectives
     
  • Participants
     
  • Requirements
     

You know the Arm architecture and can write software in C and Assembler. You can locate programs in memory and test them. This is the perfect start for designing Arm based systems.

Software and hardware developers

A basic understanding of ANSI-C and microcontrollers.

Arm Processor Architecture

  • Operating modes, states, pipeline, register organization
  • User mode, fast interrupt (FIQ) mode, interrupt (IRQ) mode
  • Supervisor mode, system mode, undefined mode
  • Thumb-2 state, Arm state, Thumb state, Jazelle state
  • Arm register file
  • Status register

Arm Processor Cores: Overview

  • Arm7 / Arm9 / Arm10 / Arm11 processor core
  • Cortex®-M, Cortex®-R, Cortex®-A processor cores

Arm, Thumb and DSP Instruction Sets

  • v4, v4T, v5, v6 instructions
  • v7 - Thumb-2 instruction set overview
  • Arm/Thumb interworking
  • Assembler directives

Exception Handling

  • FIQ, IRQ, ABORT, UNDEF, SVC
  • Vector table
  • Exception handler templates
  • Vectored interrupt controller (VIC)

System Control Coprocessor, CP15

  • Arm coprocessor concept
  • Overall system control & configuration
  • Cache configuration and cache management
  • Memory management unit (MMU) configuration
  • System performance monitoring

VFP2 Floating Point Unit

  • VFP2 architecture
  • VFP2 instruction set overview

Level 1 Memory Interface

  • Tightly coupled memory
  • Cache architecture
  • DMA interface

Level 2 Memory System

  • Advanced microprocessor bus architecture (AXI)
  • AXI bus masters
  • AXI bus slaves
  • Second level caches
  • On-chip RAM, peripherals
  • External memory

Memory Management Unit (MMU)

  • Translation lookaside buffer (TLB)
  • Page tables, attributes

Memory Protection Unit (MPU) for Embedded Systems

Clock, Reset and Power Control

Arm Debug Support

  • Embedded trace macrocell (ETM)
  • Performance monitoring unit (PMU)
  • CoreSight debug components
  • Debug coprocessor, CP14

Embedded Software Development

  • Adjustment of library routines to HW (retargeting)
  • Locating code and data in memory (scatter loading)
  • Linker description file
  • Reset, start-up, start-up file

Efficient C Programming for the Arm Architecture

  • Compiler optimization, compiler options
  • Interface C - assembler
  • Programming guidelines for Arm compilers
  • Efficient use of local and global variables

Hardware-near C

  • C statements and their execution in Assembler
  • Access to peripherals in C
  • Software architecture for embedded systems
  • Structured (object oriented) description of peripherals

Practical Exercises with Arm RealView Tools

  • Different tools can be used on request
  • All programs are tested on an evaluation board


CONTACT

Melanie Menzl
Phone +49 (0)89 450617-71


SEMINAR LOCATION


ORGANIZATIONAL DETAILS

The training price includes:
Lunch, drinks, training documentation and your training certificate.


ALL INCLUSIVE!


BONUS SCHEDULE

Related trainings

Cortex®-M7, M4, M3, M0+, M0: Arm® Cortex-M Architecture Training - Face-to-Face Training
Training code: E-CORMX

Cortex®-R4, R5, R7, R8: Arm® Cortex-R Architecture Training - Face-to-Face Training
Training code: E-CORRX

Cortex®-A5, A7, A8, A9, A15, A17: Arm® Cortex-A Architecture Training - Face-to-Face Training
Training code: E-CORAX

Cortex®-M23, M33: Armv8-M Architecture Training with Security Extension - Face-to-Face Training
Training code: E-ARMV8MS

STM32: Technical Training - Face-to-Face Training
Training code: E-STM32

XMC4000 / XMC1000 Workshop: 32-Bit Industrial Microcontroller Arm® Cortex®-M4/ Arm® Cortex®-M0 - Face-to-Face Training
Training code: E-XMC4000

Embedded C Training: Programming Methods and Tools for Embedded Applications - Face-to-Face Training
Training code: E-EMB-C

Embedded C++: Object-Oriented Programming for Microcontrollers with C++/EC++ and UML - Face-to-Face Training
Training code: E-EC++

Software Architectures for Embedded Systems and Real-Time Systems - Face-to-Face Training
Training code: E-EMB-AR

RTOS Basics and Application: RTOS Mechanisms and their Application in Runtime Architectures for Embedded and Real-Time Systems - Face-to-Face Training
Training code: E-RTOS-AR

Coaching: Arm®/CORTEX®
Training code: CE-ARM-COR


Related trainings

FACE-TO-FACE TRAINING

Price *Duration
2.800,00 €4 days
Training code: E-ARM-7/9
* Price per attendee, in Euro plus VAT
> Registration form download (PDF)> Training details as PDF

Onsite Training

Our customized workshops integrate your specific project tasks in our training content and accommodate your requirements on content, time, location, duration, technical environment and knowledge transfer methodology.

Please contact us for further information or an individual quotation.

> Training details as PDF

Face-To-Face - German

Duration
4 days  

Coaching

Our coaching services offer a major advantage: our specialists introduce their expertise and experience directly in your solution process, thus contributing to the success of your projects.

Coaching: Arm®/CORTEX®

Arm7/ Arm9/ Arm10/ Arm11™: Architecture and Embedded Programming - Face-to-Face Training

Content

Arm Processor Architecture

  • Operating modes, states, pipeline, register organization
  • User mode, fast interrupt (FIQ) mode, interrupt (IRQ) mode
  • Supervisor mode, system mode, undefined mode
  • Thumb-2 state, Arm state, Thumb state, Jazelle state
  • Arm register file
  • Status register

Arm Processor Cores: Overview

  • Arm7 / Arm9 / Arm10 / Arm11 processor core
  • Cortex®-M, Cortex®-R, Cortex®-A processor cores

Arm, Thumb and DSP Instruction Sets

  • v4, v4T, v5, v6 instructions
  • v7 - Thumb-2 instruction set overview
  • Arm/Thumb interworking
  • Assembler directives

Exception Handling

  • FIQ, IRQ, ABORT, UNDEF, SVC
  • Vector table
  • Exception handler templates
  • Vectored interrupt controller (VIC)

System Control Coprocessor, CP15

  • Arm coprocessor concept
  • Overall system control & configuration
  • Cache configuration and cache management
  • Memory management unit (MMU) configuration
  • System performance monitoring

VFP2 Floating Point Unit

  • VFP2 architecture
  • VFP2 instruction set overview

Level 1 Memory Interface

  • Tightly coupled memory
  • Cache architecture
  • DMA interface

Level 2 Memory System

  • Advanced microprocessor bus architecture (AXI)
  • AXI bus masters
  • AXI bus slaves
  • Second level caches
  • On-chip RAM, peripherals
  • External memory

Memory Management Unit (MMU)

  • Translation lookaside buffer (TLB)
  • Page tables, attributes

Memory Protection Unit (MPU) for Embedded Systems

Clock, Reset and Power Control

Arm Debug Support

  • Embedded trace macrocell (ETM)
  • Performance monitoring unit (PMU)
  • CoreSight debug components
  • Debug coprocessor, CP14

Embedded Software Development

  • Adjustment of library routines to HW (retargeting)
  • Locating code and data in memory (scatter loading)
  • Linker description file
  • Reset, start-up, start-up file

Efficient C Programming for the Arm Architecture

  • Compiler optimization, compiler options
  • Interface C - assembler
  • Programming guidelines for Arm compilers
  • Efficient use of local and global variables

Hardware-near C

  • C statements and their execution in Assembler
  • Access to peripherals in C
  • Software architecture for embedded systems
  • Structured (object oriented) description of peripherals

Practical Exercises with Arm RealView Tools

  • Different tools can be used on request
  • All programs are tested on an evaluation board