Experience Embedded

Professional Training, Consulting and Project Support

AURIX™ TC2xx Workshop: 32-Bit Multicore Microcontroller Family - Live Online Training

  • Content
     
  • Objectives
     
  • Participants
     
  • Requirements
     

You know the architecture, basic on-chip peripherals and features (especially of the multicore architecture and safety extensions) of the AURIX™ device family.

You are able to program low-level drivers for this hardware, adapt them and test them with a debugger.

You can moreover generate interrupt and trap routines.

YOUR BENEFIT:

Efficient and compact jump-start into the overall topic

Practical tips on multicore and safety

Tips on how to create an efficient software architecture

Exercises on USB stick or as download.

Hardware and software architects, hardware and software developers, test engineers // IMPORTANT NOTE: A valid NDA with the chip vendor is a pre-requirement to attend the course.

ANSI-C knowledge; experience in microcontroller/microprocessor system programming and architecture

Infineon AURIX™Architecture: Overview

AURIX™ Multicore

  • CPU, pipelines, register sets, floating point unit FPU, DSP extension
  • Memory model, local and global memory units
  • On-chip bus systems: 64-bit XBAR, 32-bit system peripheral bus SPB
  • TRAP handling

Ports (Pin Definition and Port Functions)

Protection System

Multicore Interrupt Processing: Interrupt Router

Direct Memory Access Controller DMA

On-Chip AURIX™ Peripherals

Timer

  • System timer module STM
  • Generic timer module GTM
  • Capture and compare unit CCU6

Communication Interfaces

  • UART/LIN, QSPI, I2C, MSC, HSSL & HSCT
  • Overview: MultiCAN, Ethernet, FlexRay®

Sensor Interfaces

  • Single edge nibble transmission SENT
  • Peripheral sensor interface PSI5

Analog-to-Digital Converter

  • Versatile analog-digital converter VADC
  • Delta-sigma analog-digital converter DSADC

System Control Unit SCU

  • Clock control
  • Reset system
  • Power management
  • External request unit ERU
  • Start-up process
  • Watchdog timer WDT

Safety

On-chip Debug System OCDS

Overview: Emulation Device & Calibration

Exercises

  • Exercises are performed with an Infneon AURIX™ board, covering the following aspects: interrupt controller, DMA controller, multicore start-up, initialization of peripherals.
  • ------------------------------------------------------------------------

IMPORTANT NOTE: A valid NDA with the chip vendor is a pre-requirement to attend the course.

------------------------------------------------------------------------

ADAS specific blocks are not covered

The training price includes:
Training documentation, your training certificate and target HW etc. where required.


ALL INCLUSIVE!

We will send you a binding confirmation if the training takes place, at the latest, 3 weeks before the training starts.

Several days before the Live Online Training, you will get e-mails with …

  • detailed information regarding your training
  • your training documents (download link)
  • an invitation to an optional test session with your trainer
  • an invitation for the training days, with link and access data

Any target HW that might be required for the training will be shipped to you in advance.


PROCEDURE

Live-Online-Training

Training code: LE-AURIX
* Price per attendee, in Euro plus VAT


> Registration form download (PDF)
> Training details as PDF

Face-To-Face - English

Duration
5 days  

Live Online - German

Date Duration
05.07. – 09.07.2021 5 days  
25.10. – 29.10.2021 5 days  
13.12. – 17.12.2021 5 days  

Face-To-Face - German

Date Duration
05.07. – 09.07.2021 5 days  
25.10. – 29.10.2021 5 days  
13.12. – 17.12.2021 5 days  
21.02. – 25.02.2022 5 days  

AURIX™ TC2xx Workshop: 32-Bit Multicore Microcontroller Family - Live Online Training

Content

Infineon AURIX™Architecture: Overview

AURIX™ Multicore

  • CPU, pipelines, register sets, floating point unit FPU, DSP extension
  • Memory model, local and global memory units
  • On-chip bus systems: 64-bit XBAR, 32-bit system peripheral bus SPB
  • TRAP handling

Ports (Pin Definition and Port Functions)

Protection System

Multicore Interrupt Processing: Interrupt Router

Direct Memory Access Controller DMA

On-Chip AURIX™ Peripherals

Timer

  • System timer module STM
  • Generic timer module GTM
  • Capture and compare unit CCU6

Communication Interfaces

  • UART/LIN, QSPI, I2C, MSC, HSSL & HSCT
  • Overview: MultiCAN, Ethernet, FlexRay®

Sensor Interfaces

  • Single edge nibble transmission SENT
  • Peripheral sensor interface PSI5

Analog-to-Digital Converter

  • Versatile analog-digital converter VADC
  • Delta-sigma analog-digital converter DSADC

System Control Unit SCU

  • Clock control
  • Reset system
  • Power management
  • External request unit ERU
  • Start-up process
  • Watchdog timer WDT

Safety

On-chip Debug System OCDS

Overview: Emulation Device & Calibration

Exercises

  • Exercises are performed with an Infneon AURIX™ board, covering the following aspects: interrupt controller, DMA controller, multicore start-up, initialization of peripherals.
  • ------------------------------------------------------------------------

IMPORTANT NOTE: A valid NDA with the chip vendor is a pre-requirement to attend the course.

------------------------------------------------------------------------

ADAS specific blocks are not covered