Experience Embedded

Professional Training, Consulting and Project Support

Embedded Multicore Microcontrollers: Practical Application - Live Online Training

  • Content
     
  • Objectives
     
  • Participants
     
  • Requirements
     

This practice-oriented training highlights the key mechanisms and the performance of multicore microcontrollers.

The experience you have gained in numerous practical exercises during the training enables you to master new challenges related to multicore technology efficiently and successfully.

Based on your new know-how, you can efficiently select a multicore µC architecture and estimate the effort and challenges related to a software project.

You can identify problems at an early stage and know how to solve them.

Developers (software, hardware), software architects, project leaders/managers, system architects

Basic knowledge of microcontrollers and of C

Multicore Microcontroller Architecture

  • Definition of multicore architectures
  • Homogeneous/heterogeneous multicore architectures with shared memory and/or non-shared memory
  • Software aspects for multicore processing
  • Core interfaces and memories: core-local cache and SPRAM (level 1 memory); global/shared SRAM (level 2 memory), snoop logic, cache coherency
  • Requirements for instruction throughput (MIPS)
  • Core synchronization
  • Co-processor functionality
  • New core bus systems (crossbar)
  • Semaphores: memory resource access control
  • Memory protection (access protection)
  • Multicore interrupt processing
  • Multicore start-up/initialization: boot process, set-up of primary and secondary CPU(s)
  • Debug interface(s)

Multicore Microcontroller Tool Aspects

  • C/C++ compiler: extensions for multicore
  • Locating program and data sections in specific memory areas/segments; control of access rights to global/external definitions
  • Locator safety support: variable access control for multicore modules

RTOS

  • Multicore aspects for RTOS software
  • Scheduler: software/task deployment and execution strategies
  • Partitioning
  • Task synchronization concepts
  • Task communication concepts
  • Programming models and multicore API: communication, resource management
  • Examples of multicore RTOS implementations

Multicore Debugging and Test Aspects

  • Debugger extensions for multicore: core synchronization during debugging, synchronous start/stop, multicore breakpoint handling, core context sensitive visualization
  • Performance and timing analysis, analysis of software runtime behaviour (profiling)
  • Multicore and trace handling

Safety

  • Multicore in standards
  • Hardware safety measures
  • Safety management unit SMU
  • Bus error detection and protection mechanisms
  • Safety core (checker core, lockstep core)
  • Safety on-chip test features

Practical Exercises - Performed on an Evaluation Board based on Aurix Microcontrollers

  • Multicore start-up behavior
  • Memory allocation and partitioning
  • Decomposition of existing singlecore applications
  • Porting to multicore
  • Synchronization/communication
  • Protection mechanisms
  • Performance measurement

The training price includes:
Training documentation, your training certificate and target HW etc. where required.


ALL INCLUSIVE!

We will send you a binding confirmation if the training takes place, at the latest, 3 weeks before the training starts.

Several days before the Live Online Training, you will get e-mails with …

  • detailed information regarding your training
  • your training documents (download link)
  • an invitation to an optional test session with your trainer
  • an invitation for the training days, with link and access data

Any target HW that might be required for the training will be shipped to you in advance.


PROCEDURE

Live-Online-Training

Training code: LE-µCMULTI
* Price per attendee, in Euro plus VAT


> Registration form download (PDF)
> Training details as PDF

Face-To-Face - English

Duration
3 days  

Live Online - German

Date Duration
12.07. – 14.07.2021 3 days  
15.11. – 17.11.2021 3 days  

Face-To-Face - German

Date Duration
12.07. – 14.07.2021 3 days  
15.11. – 17.11.2021 3 days  
07.03. – 09.03.2022 3 days  

Embedded Multicore Microcontrollers: Practical Application - Live Online Training

Content

Multicore Microcontroller Architecture

  • Definition of multicore architectures
  • Homogeneous/heterogeneous multicore architectures with shared memory and/or non-shared memory
  • Software aspects for multicore processing
  • Core interfaces and memories: core-local cache and SPRAM (level 1 memory); global/shared SRAM (level 2 memory), snoop logic, cache coherency
  • Requirements for instruction throughput (MIPS)
  • Core synchronization
  • Co-processor functionality
  • New core bus systems (crossbar)
  • Semaphores: memory resource access control
  • Memory protection (access protection)
  • Multicore interrupt processing
  • Multicore start-up/initialization: boot process, set-up of primary and secondary CPU(s)
  • Debug interface(s)

Multicore Microcontroller Tool Aspects

  • C/C++ compiler: extensions for multicore
  • Locating program and data sections in specific memory areas/segments; control of access rights to global/external definitions
  • Locator safety support: variable access control for multicore modules

RTOS

  • Multicore aspects for RTOS software
  • Scheduler: software/task deployment and execution strategies
  • Partitioning
  • Task synchronization concepts
  • Task communication concepts
  • Programming models and multicore API: communication, resource management
  • Examples of multicore RTOS implementations

Multicore Debugging and Test Aspects

  • Debugger extensions for multicore: core synchronization during debugging, synchronous start/stop, multicore breakpoint handling, core context sensitive visualization
  • Performance and timing analysis, analysis of software runtime behaviour (profiling)
  • Multicore and trace handling

Safety

  • Multicore in standards
  • Hardware safety measures
  • Safety management unit SMU
  • Bus error detection and protection mechanisms
  • Safety core (checker core, lockstep core)
  • Safety on-chip test features

Practical Exercises - Performed on an Evaluation Board based on Aurix Microcontrollers

  • Multicore start-up behavior
  • Memory allocation and partitioning
  • Decomposition of existing singlecore applications
  • Porting to multicore
  • Synchronization/communication
  • Protection mechanisms
  • Performance measurement