As of 01 September 2024, the business operations of MicroConsult Microelectronics Consulting & Training GmbH are transferred to MicroConsult Academy GmbH. The latter will continue business to the full extent, with the proven staff and the usual high quality. Please feel free to contact us in case of questions: contact@microconsult.com.

Experience Embedded

Professional Training, Consulting and Project Support

Embedded Multicore Microcontrollers: Practical Application - Face-to-Face Training

  • Content
     
  • Objectives
     
  • Participants
     
  • Requirements
     

This practice-oriented training highlights the key mechanisms and the performance of multicore microcontrollers.

The experience you have gained in numerous practical exercises during the training enables you to master new challenges related to multicore technology efficiently and successfully.

Based on your new know-how, you can efficiently select a multicore µC architecture and estimate the effort and challenges related to a software project.

You can identify problems at an early stage and know how to solve them.

Developers (software, hardware), software architects, project leaders/managers, system architects

Basic knowledge of microcontrollers and of C

Multicore Microcontroller Architecture

  • Definition of multicore architectures
  • Homogeneous/heterogeneous multicore architectures with shared memory and/or non-shared memory
  • Software aspects for multicore processing
  • Core interfaces and memories: core-local cache and SPRAM (level 1 memory); global/shared SRAM (level 2 memory), snoop logic, cache coherency
  • Requirements for instruction throughput (MIPS)
  • Core synchronization
  • Co-processor functionality
  • New core bus systems (crossbar)
  • Semaphores: memory resource access control
  • Memory protection (access protection)
  • Multicore interrupt processing
  • Multicore start-up/initialization: boot process, set-up of primary and secondary CPU(s)
  • Debug interface(s)

Multicore Microcontroller Tool Aspects

  • C/C++ compiler: extensions for multicore
  • Locating program and data sections in specific memory areas/segments; control of access rights to global/external definitions
  • Locator safety support: variable access control for multicore modules

RTOS

  • Multicore aspects for RTOS software
  • Scheduler: software/task deployment and execution strategies
  • Partitioning
  • Task synchronization concepts
  • Task communication concepts
  • Programming models and multicore API: communication, resource management
  • Examples of multicore RTOS implementations

Multicore Debugging and Test Aspects

  • Debugger extensions for multicore: core synchronization during debugging, synchronous start/stop, multicore breakpoint handling, core context sensitive visualization
  • Performance and timing analysis, analysis of software runtime behaviour (profiling)
  • Multicore and trace handling

Safety

  • Multicore in standards
  • Hardware safety measures
  • Safety management unit SMU
  • Bus error detection and protection mechanisms
  • Safety core (checker core, lockstep core)
  • Safety on-chip test features

Practical Exercises - Performed on an Evaluation Board based on Aurix Microcontrollers

  • Multicore start-up behavior
  • Memory allocation and partitioning
  • Decomposition of existing singlecore applications
  • Porting to multicore
  • Synchronization/communication
  • Protection mechanisms
  • Performance measurement


CONTACT

Melanie Menzl
Phone +49 (0)89 450617-71


SEMINAR LOCATION


ORGANIZATIONAL DETAILS

The training price includes:
Lunch, drinks, training documentation and your training certificate.


ALL INCLUSIVE!


BONUS SCHEDULE

Related trainings

RTOS Basics and Application: RTOS Mechanisms and their Application in Runtime Architectures for Embedded and Real-Time Systems - Face-to-Face Training
Training code: E-RTOS-AR

RTOS Application: Development of Runtime Architectures for Embedded and Real-Time Systems - Face-to-Face Training
Training code: E-RTOS-RT

Embedded C Training: Programming Methods and Tools for Embedded Applications - Face-to-Face Training
Training code: E-EMB-C

Embedded C++: Object-Oriented Programming for Microcontrollers with C++/EC++ and UML - Face-to-Face Training
Training code: E-EC++

Embedded C++ Advanced: Object-Oriented Programming for Microcontrollers with C++/EC++ - Face-to-Face Training
Training code: E-EC++FOR

Coaching: Multicore Microcontroller Selection
Training code: CE-MULTISE

Coaching: Multicore Programming
Training code: CE-MULTI


Related trainings

FACE-TO-FACE TRAINING

DatePrice *Duration
05.03. – 07.03.20252.100,00 €3 days 
08.10. – 10.10.20252.100,00 €3 days 
Training code: E-µCMULTI
* Price per attendee, in Euro plus VAT
> Registration form download (PDF)> Training details as PDF

Onsite Training

Our customized workshops integrate your specific project tasks in our training content and accommodate your requirements on content, time, location, duration, technical environment and knowledge transfer methodology.

Please contact us for further information or an individual quotation.

> Training details as PDF

Live Online - English

Date Duration
04.06. – 06.06.2025 3 days  
21.01. – 23.01.2026 3 days  

Face-To-Face - German

Date Duration
05.03. – 07.03.2025 3 days  
08.10. – 10.10.2025 3 days  

Live Online - German

Date Duration
04.06. – 06.06.2025 3 days  
21.01. – 23.01.2026 3 days  

Coaching

Our coaching services offer a major advantage: our specialists introduce their expertise and experience directly in your solution process, thus contributing to the success of your projects.

Coaching: Multicore Programming

Embedded Multicore Microcontrollers: Practical Application - Face-to-Face Training

Content

Multicore Microcontroller Architecture

  • Definition of multicore architectures
  • Homogeneous/heterogeneous multicore architectures with shared memory and/or non-shared memory
  • Software aspects for multicore processing
  • Core interfaces and memories: core-local cache and SPRAM (level 1 memory); global/shared SRAM (level 2 memory), snoop logic, cache coherency
  • Requirements for instruction throughput (MIPS)
  • Core synchronization
  • Co-processor functionality
  • New core bus systems (crossbar)
  • Semaphores: memory resource access control
  • Memory protection (access protection)
  • Multicore interrupt processing
  • Multicore start-up/initialization: boot process, set-up of primary and secondary CPU(s)
  • Debug interface(s)

Multicore Microcontroller Tool Aspects

  • C/C++ compiler: extensions for multicore
  • Locating program and data sections in specific memory areas/segments; control of access rights to global/external definitions
  • Locator safety support: variable access control for multicore modules

RTOS

  • Multicore aspects for RTOS software
  • Scheduler: software/task deployment and execution strategies
  • Partitioning
  • Task synchronization concepts
  • Task communication concepts
  • Programming models and multicore API: communication, resource management
  • Examples of multicore RTOS implementations

Multicore Debugging and Test Aspects

  • Debugger extensions for multicore: core synchronization during debugging, synchronous start/stop, multicore breakpoint handling, core context sensitive visualization
  • Performance and timing analysis, analysis of software runtime behaviour (profiling)
  • Multicore and trace handling

Safety

  • Multicore in standards
  • Hardware safety measures
  • Safety management unit SMU
  • Bus error detection and protection mechanisms
  • Safety core (checker core, lockstep core)
  • Safety on-chip test features

Practical Exercises - Performed on an Evaluation Board based on Aurix Microcontrollers

  • Multicore start-up behavior
  • Memory allocation and partitioning
  • Decomposition of existing singlecore applications
  • Porting to multicore
  • Synchronization/communication
  • Protection mechanisms
  • Performance measurement